Commit 37bcac61 authored by Philipp M. Scholl's avatar Philipp M. Scholl
Browse files

initial

parents
all: proposal.pdf readme.pdf
%.pdf: %.md %.bib
pandoc --csl=ieee.csl -Vpaper=a4 -C $< -o $@
<?xml version="1.0" encoding="utf-8"?>
<style xmlns="http://purl.org/net/xbiblio/csl" class="in-text" version="1.0" demote-non-dropping-particle="sort-only">
<info>
<title>IEEE</title>
<id>http://www.zotero.org/styles/ieee</id>
<link href="http://www.zotero.org/styles/ieee" rel="self"/>
<!-- <link href="https://ieeeauthorcenter.ieee.org/wp-content/uploads/IEEE-Reference-Guide.pdf" rel="documentation"/> - 2018 guidelines -->
<link href="http://journals.ieeeauthorcenter.ieee.org/wp-content/uploads/sites/7/IEEE_Reference_Guide.pdf" rel="documentation"/>
<link href="https://journals.ieeeauthorcenter.ieee.org/your-role-in-article-production/ieee-editorial-style-manual/" rel="documentation"/>
<author>
<name>Michael Berkowitz</name>
<email>mberkowi@gmu.edu</email>
</author>
<contributor>
<name>Julian Onions</name>
<email>julian.onions@gmail.com</email>
</contributor>
<contributor>
<name>Rintze Zelle</name>
<uri>http://twitter.com/rintzezelle</uri>
</contributor>
<contributor>
<name>Stephen Frank</name>
<uri>http://www.zotero.org/sfrank</uri>
</contributor>
<contributor>
<name>Sebastian Karcher</name>
</contributor>
<contributor>
<name>Giuseppe Silano</name>
<email>g.silano89@gmail.com</email>
<uri>http://giuseppesilano.net</uri>
</contributor>
<contributor>
<name>Patrick O'Brien</name>
</contributor>
<contributor>
<name>Brenton M. Wiernik</name>
</contributor>
<contributor>
<name>Oliver Couch</name>
<email>oliver.couch@gmail.com</email>
</contributor>
<category citation-format="numeric"/>
<category field="engineering"/>
<category field="generic-base"/>
<summary>IEEE style as per the 2021 guidelines, V 01.29.2021.</summary>
<updated>2021-05-07T00:52:46+10:00</updated>
<rights license="http://creativecommons.org/licenses/by-sa/3.0/">This work is licensed under a Creative Commons Attribution-ShareAlike 3.0 License</rights>
</info>
<locale xml:lang="en">
<terms>
<term name="chapter" form="short">ch.</term>
<term name="presented at">presented at the</term>
<term name="available at">available</term>
</terms>
</locale>
<!-- Macros -->
<macro name="status">
<choose>
<if variable="page issue volume" match="none">
<text variable="status" text-case="capitalize-first" suffix="" font-weight="bold"/>
</if>
</choose>
</macro>
<macro name="edition">
<choose>
<if type="bill book chapter graphic legal_case legislation motion_picture paper-conference report song" match="any">
<choose>
<if is-numeric="edition">
<group delimiter=" ">
<number variable="edition" form="ordinal"/>
<text term="edition" form="short"/>
</group>
</if>
<else>
<text variable="edition" text-case="capitalize-first" suffix="."/>
</else>
</choose>
</if>
</choose>
</macro>
<macro name="issued">
<choose>
<if type="article-journal report" match="any">
<date variable="issued">
<date-part name="month" form="short" suffix=" "/>
<date-part name="year" form="long"/>
</date>
</if>
<else-if type="bill book chapter graphic legal_case legislation song thesis" match="any">
<date variable="issued">
<date-part name="year" form="long"/>
</date>
</else-if>
<else-if type="paper-conference" match="any">
<date variable="issued">
<date-part name="month" form="short"/>
<date-part name="year" prefix=" "/>
</date>
</else-if>
<else-if type="motion_picture" match="any">
<date variable="issued" prefix="(" suffix=")">
<date-part name="month" form="short" suffix=" "/>
<date-part name="day" form="numeric-leading-zeros" suffix=", "/>
<date-part name="year"/>
</date>
</else-if>
<else>
<date variable="issued">
<date-part name="month" form="short" suffix=" "/>
<date-part name="day" form="numeric-leading-zeros" suffix=", "/>
<date-part name="year"/>
</date>
</else>
</choose>
</macro>
<macro name="author">
<names variable="author">
<name and="text" et-al-min="7" et-al-use-first="1" initialize-with=". "/>
<label form="short" prefix=", " text-case="capitalize-first"/>
<et-al font-style="italic"/>
<substitute>
<names variable="editor"/>
<names variable="translator"/>
</substitute>
</names>
</macro>
<macro name="editor">
<names variable="editor">
<name initialize-with=". " delimiter=", " and="text"/>
<label form="short" prefix=", " text-case="capitalize-first"/>
</names>
</macro>
<macro name="locators">
<group delimiter=", ">
<text macro="edition"/>
<group delimiter=" ">
<text term="volume" form="short"/>
<number variable="volume" form="numeric"/>
</group>
<group delimiter=" ">
<number variable="number-of-volumes" form="numeric"/>
<text term="volume" form="short" plural="true"/>
</group>
<group delimiter=" ">
<text term="issue" form="short"/>
<number variable="issue" form="numeric"/>
</group>
</group>
</macro>
<macro name="title">
<choose>
<if type="bill book graphic legal_case legislation motion_picture song" match="any">
<text variable="title" font-style="italic"/>
</if>
<else>
<text variable="title" quotes="true"/>
</else>
</choose>
</macro>
<macro name="publisher">
<choose>
<if type="bill book chapter graphic legal_case legislation motion_picture paper-conference song" match="any">
<group delimiter=": ">
<text variable="publisher-place"/>
<text variable="publisher"/>
</group>
</if>
<else>
<group delimiter=", ">
<text variable="publisher"/>
<text variable="publisher-place"/>
</group>
</else>
</choose>
</macro>
<macro name="event">
<choose>
<if type="paper-conference speech" match="any">
<choose>
<!-- Published Conference Paper -->
<if variable="collection-editor editor editorial-director issue page volume" match="any">
<group delimiter=", ">
<group delimiter=" ">
<text term="in"/>
<text variable="container-title" font-style="italic"/>
</group>
<text variable="event-place"/>
</group>
</if>
<!-- Unpublished Conference Paper -->
<else>
<group delimiter=", ">
<group delimiter=" ">
<text term="presented at"/>
<text variable="event"/>
</group>
<text variable="event-place"/>
</group>
</else>
</choose>
</if>
</choose>
</macro>
<macro name="access">
<choose>
<if type="webpage post post-weblog" match="any">
<!-- https://url.com/ (accessed Mon. DD, YYYY). -->
<choose>
<if variable="URL">
<group prefix=" " delimiter=" ">
<text variable="URL"/>
<group delimiter=" " prefix="(" suffix=").">
<text term="accessed"/>
<date variable="accessed">
<date-part name="month" form="short"/>
<date-part name="day" form="numeric-leading-zeros" prefix=" " suffix=", "/>
<date-part name="year" form="long"/>
</date>
</group>
</group>
</if>
</choose>
</if>
<else-if match="any" variable="DOI">
<!-- doi: 10.1000/xyz123. -->
<text variable="DOI" prefix=" doi: " suffix="."/>
</else-if>
<else-if variable="URL">
<!-- Accessed: Mon. DD, YYYY. [Medium]. Available: https://URL.com/ -->
<group delimiter=". " prefix=" " suffix=". ">
<!-- Accessed: Mon. DD, YYYY. -->
<group delimiter=": ">
<text term="accessed" text-case="capitalize-first"/>
<date variable="accessed">
<date-part name="month" form="short" suffix=" "/>
<date-part name="day" form="numeric-leading-zeros" suffix=", "/>
<date-part name="year"/>
</date>
</group>
<!-- [Online Video]. -->
<group prefix="[" suffix="]" delimiter=" ">
<text term="online" text-case="capitalize-first"/>
<choose>
<if type="motion_picture">
<text value="video" text-case="capitalize-first"/>
</if>
</choose>
</group>
</group>
<!-- Available: https://URL.com/ -->
<group delimiter=": ">
<text term="available at" text-case="capitalize-first"/>
<text variable="URL"/>
</group>
</else-if>
</choose>
</macro>
<macro name="page">
<choose>
<if type="article-journal" variable="number" match="all">
<group delimiter=" ">
<text value="Art."/>
<text term="issue" form="short"/>
<text variable="number"/>
</group>
</if>
<else>
<group delimiter=" ">
<label variable="page" form="short"/>
<text variable="page"/>
</group>
</else>
</choose>
</macro>
<macro name="citation-locator">
<group delimiter=" ">
<choose>
<if locator="page">
<label variable="locator" form="short"/>
</if>
<else>
<label variable="locator" form="short" text-case="capitalize-first"/>
</else>
</choose>
<text variable="locator"/>
</group>
</macro>
<macro name="geographic-location">
<group delimiter=", " suffix=".">
<choose>
<if variable="publisher-place">
<text variable="publisher-place" text-case="title"/>
</if>
<else-if variable="event-place">
<text variable="event-place" text-case="title"/>
</else-if>
</choose>
</group>
</macro>
<!-- Citation -->
<citation collapse="citation-number">
<sort>
<key variable="citation-number"/>
</sort>
<layout delimiter=", ">
<group prefix="[" suffix="]" delimiter=", ">
<text variable="citation-number"/>
<text macro="citation-locator"/>
</group>
</layout>
</citation>
<!-- Bibliography -->
<bibliography entry-spacing="0" second-field-align="flush">
<layout>
<!-- Citation Number -->
<text variable="citation-number" prefix="[" suffix="]"/>
<!-- Author(s) -->
<text macro="author" suffix=", "/>
<!-- Rest of Citation -->
<choose>
<!-- Specific Formats -->
<if type="article-journal">
<group delimiter=", " >
<text macro="title"/>
<text variable="container-title" font-style="italic" form="short"/>
<text macro="locators"/>
<text macro="page"/>
<text macro="issued"/>
<text macro="status"/>
</group>
<choose>
<if variable="URL DOI" match="none">
<text value="." />
</if>
<else>
<text value="," />
</else>
</choose>
<text macro="access"/>
</if>
<else-if type="paper-conference speech" match="any">
<group delimiter=", " suffix=".">
<text macro="title"/>
<text macro="event"/>
<text macro="issued"/>
<text macro="locators"/>
<text macro="page"/>
<text macro="status"/>
</group>
<text macro="access"/>
</else-if>
<else-if type="report">
<group delimiter=", " suffix=".">
<text macro="title"/>
<text macro="publisher"/>
<group delimiter=" ">
<text variable="genre"/>
<text variable="number"/>
</group>
<text macro="issued"/>
</group>
<text macro="access"/>
</else-if>
<else-if type="thesis">
<group delimiter=", " suffix=".">
<text macro="title"/>
<text variable="genre"/>
<text macro="publisher"/>
<text macro="issued"/>
</group>
<text macro="access"/>
</else-if>
<else-if type="webpage post-weblog post" match="any">
<group delimiter=", " suffix=".">
<text macro="title"/>
<text variable="container-title" font-style="italic"/>
<text macro="issued"/>
</group>
<text macro="access"/>
</else-if>
<else-if type="patent">
<group delimiter=", ">
<text macro="title"/>
<text variable="number"/>
<text macro="issued"/>
</group>
<text macro="access"/>
</else-if>
<!-- Online Video -->
<else-if type="motion_picture">
<text macro="geographic-location" suffix=". "/>
<group delimiter=", " suffix=".">
<text macro="title"/>
<text macro="issued"/>
</group>
<text macro="access"/>
</else-if>
<!-- Generic/Fallback Formats -->
<else-if type="bill book graphic legal_case legislation report song" match="any">
<group delimiter=", " suffix=". ">
<text macro="title"/>
<text macro="locators"/>
</group>
<group delimiter=", " suffix=".">
<text macro="publisher"/>
<text macro="issued"/>
<text macro="page"/>
</group>
<text macro="access"/>
</else-if>
<else-if type="article-magazine article-newspaper broadcast interview manuscript map patent personal_communication song speech thesis webpage" match="any">
<group delimiter=", " suffix=".">
<text macro="title"/>
<text variable="container-title" font-style="italic"/>
<text macro="locators"/>
<text macro="publisher"/>
<text macro="page"/>
<text macro="issued"/>
</group>
<text macro="access"/>
</else-if>
<else-if type="chapter paper-conference" match="any">
<group delimiter=", " suffix=", ">
<text macro="title"/>
<group delimiter=" ">
<text term="in"/>
<text variable="container-title" font-style="italic"/>
</group>
<text macro="locators"/>
</group>
<text macro="editor" suffix=" "/>
<group delimiter=", " suffix=".">
<text macro="publisher"/>
<text macro="issued"/>
<text macro="page"/>
</group>
<text macro="access"/>
</else-if>
<else>
<group delimiter=", " suffix=". ">
<text macro="title"/>
<text variable="container-title" font-style="italic"/>
<text macro="locators"/>
</group>
<group delimiter=", " suffix=".">
<text macro="publisher"/>
<text macro="page"/>
<text macro="issued"/>
</group>
<text macro="access"/>
</else>
</choose>
</layout>
</bibliography>
</style>
Automatically generated by Mendeley Desktop 1.19.5
Any changes to this file will be lost if it is regenerated by Mendeley.
BibTeX export options can be customized via Options -> BibTeX in Mendeley Desktop
@article{Riefert2016b,
abstract = {Software-based self-Test (SBST) techniques are used to test processors and processor cores against permanent faults introduced by the manufacturing process or to perform in-field test in safety-critical applications. However, the generation of an SBST program is usually associated with high costs as it requires significant manual effort of a skilled engineer with in-depth knowledge about the processor under test. In this paper, we propose an approach for the automatic generation of SBST programs. First, we detail an automatic test pattern generation (ATPG) framework for the generation of functional test sequences. Second, we describe the extension of this framework with the concept of a validity checker module (VCM), which allows the specification of constraints with regard to the generated sequences. Third, we use the VCM to express typical constraints that exist when SBST is adopted for in-field test. In our experimental results, we evaluate the proposed approach with a microprocessor without interlocked pipeline stages (MIPS)-like microprocessor. The results show that the proposed method is the first approach able to automatically generate SBST programs for both end-of-manufacturing and in-field test whose fault efficiency is superior to those produced by state-of-The-Art manual approaches.},
author = {Riefert, Andreas and Cantoro, Riccardo and Sauer, Matthias and {Sonza Reorda}, Matteo and Becker, Bernd},
doi = {10.1109/TVLSI.2016.2538800},
file = {:home/phil/.docs/Riefert et al. - 2016 - A Flexible Framework for the Automatic Generation of SBST Programs(2).pdf:pdf},
issn = {10638210},
journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
keywords = {Automatic software-based self-Test (SBST),SBST,SBST for in-field test,functional ATPG,microprocessor test},
number = {10},
pages = {3055--3066},
publisher = {IEEE},
title = {{A Flexible Framework for the Automatic Generation of SBST Programs}},
volume = {24},
year = {2016}
}
@article{Servadei2019,
abstract = {Hardware/software co-designs are usually defined at high levels of abstractions at the beginning of the design process in order to allow plenty of options how to eventually realize a system. This allows for design exploration which in turn heavily relies on knowing the costs of different design configurations (with respect to hardware usage as well as firmware metrics). To this end, methods for cost estimation are frequently applied in industrial practice. However, currently used methods for cost estimation oversimplify the problem and ignore important features - leading to estimates which are far off from the real values. In this work, we address this problem for memory systems. To this end, we borrow and re-adapt solutions based on Machine Learning (ML) which have been found suitable for problems from the domain of Computer Vision (CV) - in particular age determination of persons depicted in images. We show that, for an ML approach, age determination from the CV domain is actually very similar to cost estimation of a memory system.},
author = {Servadei, Lorenzo and Zennaro, Elena and Devarajegowda, Keerthikumara and Manzinger, Martin and Ecker, Wolfgang and Wille, Robert},
doi = {10.23919/DATE.2019.8714961},
file = {:home/phil/.docs/Servadei et al. - 2019 - Accurate Cost Estimation of Memory Systems Inspired by Machine Learning for Computer Vision.pdf:pdf},
isbn = {9783981926323},
journal = {Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019},
pages = {1277--1280},
publisher = {EDAA},
title = {{Accurate Cost Estimation of Memory Systems Inspired by Machine Learning for Computer Vision}},
year = {2019}
}
@article{Ecker2019,
abstract = {This paper presents an automated process for end-to-end embedded system design following OMG's model driven architecture (MDA) vision. It tackles a major challenge in automation: bridging the large semantic gap between the specification and the target code. The shown MDA adaption proposes an uniform and systematic way by splitting the translation process into multiple layers and introducing design platform independent and implementation independent views.In our adaption of MDA, we start with a formalized specification and we end with code (view) generation. The code is then compiled (software) or synthesized (hardware) and finally assembled to the embedded system design. We split the translation process in Model-of-Thing (MoT), Model-of-Design (MoD) and Model-of-View (MoV) layers. MoTs represent the formalized specification, MoDs contain the implementation architecture in a view independent way, and MoVs are implementation dependent and view dependent, i.e., specific details in target language.MoT is translated to MoD, MoD is translated to MoV and MoV is finally used to generate views. The translation between the Models is based on templates, that reflect design and coding blueprints. The final step of the view generation is itself part of generation. The Model MoV and the unparse method are generated from a view language description.The approach has been successfully adapted for generating digital hardware (RTL), properties for verification (SVA), and snippets of firmware that have been successfully synthesized to an FPGA.},
author = {Ecker, Wolfgang and Devarajegowda, Keerthikumara and Werner, Michael and Han, Zhao and Servadei, Lorenzo},
doi = {10.23919/DATE.2019.8715154},
file = {:home/phil/.docs/Ecker et al. - 2019 - Embedded Systems' Automation following OMG's Model Driven Architecture Vision.pdf:pdf},
isbn = {9783981926323},
journal = {Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019},
keywords = {Code Generation,Design Automation,Metamodeling,Model Driven Architectrue,Model based Design},
pages = {1301--1306},
publisher = {EDAA},
title = {{Embedded Systems' Automation following OMG's Model Driven Architecture Vision}},
year = {2019}
}
@article{Oyeniran2020,
author = {Oyeniran, Adeboye Stephen and Ubar, Raimund and Jenihhin, Maksim and Raik, Jaan},
doi = {10.1007/s10836-020-05856-7},
file = {:home/phil/.docs/Oyeniran et al. - 2020 - High-Level Implementation-Independent Functional Software-Based Self-Test for RISC Processors.pdf:pdf},
isbn = {1083602005856},
issn = {0923-8174},
journal = {Journal of Electronic Testing},
keywords = {Processor testing,High-level control fault model,F,fault simulation,functional test generation,high-level control fault model,high-level fault coverage,low-level fault redundancy,processor testing},
pages = {87--103},
publisher = {Journal of Electronic Testing},
title = {{High-Level Implementation-Independent Functional Software-Based Self-Test for RISC Processors}},
year = {2020}
}
@article{pulpino,
title = {{Pulpino CPU}}
}
@article{Riefert2016a,
abstract = {Software-based self-Test (SBST) techniques are used to test processors and processor cores against permanent faults introduced by the manufacturing process or to perform in-field test in safety-critical applications. However, the generation of an SBST program is usually associated with high costs as it requires significant manual effort of a skilled engineer with in-depth knowledge about the processor under test. In this paper, we propose an approach for the automatic generation of SBST programs. First, we detail an automatic test pattern generation (ATPG) framework for the generation of functional test sequences. Second, we describe the extension of this framework with the concept of a validity checker module (VCM), which allows the specification of constraints with regard to the generated sequences. Third, we use the VCM to express typical constraints that exist when SBST is adopted for in-field test. In our experimental results, we evaluate the proposed approach with a microprocessor without interlocked pipeline stages (MIPS)-like microprocessor. The results show that the proposed method is the first approach able to automatically generate SBST programs for both end-of-manufacturing and in-field test whose fault efficiency is superior to those produced by state-of-The-Art manual approaches.},
author = {Riefert, Andreas and Cantoro, Riccardo and Sauer, Matthias and {Sonza Reorda}, Matteo and Becker, Bernd},
doi = {10.1109/TVLSI.2016.2538800},
file = {:home/phil/.docs/Riefert et al. - 2016 - A Flexible Framework for the Automatic Generation of SBST Programs.pdf:pdf},
issn = {10638210},
journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
keywords = {Automatic software-based self-Test (SBST),SBST,SBST for in-field test,functional ATPG,microprocessor test},
number = {10},
pages = {3055--3066},
publisher = {IEEE},
title = {{A Flexible Framework for the Automatic Generation of SBST Programs}},
volume = {24},
year = {2016}
}
@article{riscvspec,
title = {{Risc-V Specifications}},
url = {https://riscv.org/specifications/}
}
@article{Balcarek2013,
abstract = {Testing of digital circuits seems to be a completely mastered part of the design flow, but Constrained Test Patterns Generation (CTPG) is still a highly evolving branch of digital circuits testing. Our previous research on CTPG proved that we can benefit from an implicit representation of test patterns set. The set of test patterns is implicitly represented as a Boolean formula satisfiability problem in CNF, like in common SAT-based ATPGs. However, the CTPG process can be much more memory or time consuming than common TPG, thus some techniques of speeding up the constrained SAT-based test patterns generation are described and analyzed into detail in this paper. These techniques are experimentally evaluated on a real SAT-based algorithm performing a test compression based on overlapping of test patterns. Experiments are performed on ISCAS'85, '89 and ITC'99 benchmark circuits. Results of the experiments are discussed and recommendations for further development of similar SAT-based tools for CTPG are given. {\textcopyright} 2012 Elsevier B.V. All rights reserved.},
author = {Balcarek, Jiri and Fiser, Petr and Schmidt, Jan},
doi = {10.1016/j.micpro.2012.09.010},
file = {:home/phil/.docs/Balcarek, Fiser, Schmidt - 2013 - Techniques for SAT-based constrained test pattern generation.pdf:pdf},
issn = {01419331},
journal = {Microprocessors and Microsystems},
keywords = {ATPG,Constrained test,Implicit representation,SAT,Testing},
number = {2},
pages = {185--195},
title = {{Techniques for SAT-based constrained test pattern generation}},
volume = {37},
year = {2013}
}
@article{riscv,
title = {{Risc-V}},
url = {https://www.riscv.org}
}
@article{Psarakis2010,
author = {Psarakis, Mihalis and Gizopoulos, Dimitris and Sanchez, Ernesto and Reorda, Matteo Sonza and Torino, Politecnico},
file = {:home/phil/.docs/Psarakis et al. - 2010 - Microprocessor Software- Based Self-Testing.pdf:pdf},
pages = {4--19},
title = {{Microprocessor Software- Based Self-Testing}},
year = {2010}
}
@article{Riefert2016,
abstract = {Functional test and software-based self-test (SBST) approaches for processors are becoming popular as they enable low-cost production tests and are often the only solution for in-field tests. With the increasing use of volume diagnosis, efficient and cost-effective diagnosis methods are required. A high quality functional or SBST test program can be used to perform logic fault diagnosis with low-cost test equipment and therefore significantly reduce the cost of diagnosis. We present a framework for the automatic generation of functional diagnostic sequences for stuck-at faults. The framework allows a user to specify constraints imposed by the employed test environment and generates diagnostic sequences satisfying these constraints. Furthermore, the framework is able to prove the equivalence of faults under the specified constraints. This enables to compute the best possible diagnostic quality that can be reached under the given environmental constraints. Also, it gives the necessary information for implementing selective DFT techniques in order to differentiate faults which cannot be distinguished otherwise. In our experiments we evaluated a MIPS-like processor. The results show that our approach can effectively distinguish fault pairs or prove their equivalence, under different environmental constraints. To the best, of our knowledge, this is the first approach which, enables the automatic generation of diagnostic SBST, programs and allows to eectively prove the equivalence of faults in functional and SBST test environments.},
author = {Riefert, Andreas and Cantoro, Riccardo and Sauer, Matthias and Reorda, Matteo Sonza and Becker, Bernd},
doi = {10.1109/VTS.2016.7477279},
file = {:home/phil/.docs/Riefert et al. - 2016 - Effective generation and evaluation of diagnostic SBST programs.pdf:pdf},
isbn = {9781467384544},
journal = {Proceedings of the IEEE VLSI Test Symposium},
pages = {1--6},
publisher = {IEEE},
title = {{Effective generation and evaluation of diagnostic SBST programs}},
volume = {2016-May},
year = {2016}
}
@article{Grillner2009,
abstract = {The spinal cord contains a great number of interneurons that form networks that can be called into action from the brain and that play a critical role in shaping our motor behavior. These circuits coordinate our muscles as we walk and fine-tune different types of protective and autonomic reflexes. In this brief account, we summarize what we know about the integrative properties of these spinal circuits. {\textcopyright} 2009 Elsevier Ltd All rights reserved.},
author = {Grillner, S.},
doi = {10.1016/B978-008045046-9.01341-3},
file = {:home/phil/.docs/Grillner - 2009 - SAT-Based ATPG - Pattern Generation.pdf:pdf},
isbn = {9780080450469},
journal = {Encyclopedia of Neuroscience},
keywords = {Lamprey,Locomotor network,Modeling,Robot,Spinal cord,Steering},
pages = {487--494},
title = {{SAT-Based ATPG - Pattern Generation}},
year = {2009}
}
@article{Sensitization2016,
author = {Sauer, Matthias and Becker, Bernd and Polian, Ilia and Member, Senior},
file = {:home/phil/.docs/Sauer et al. - 2016 - PHAETON A SAT-Based Framework for Timing-aware Path Sensitization.pdf:pdf},
number = {6},
pages = {1869--1881},
publisher = {IEEE},
title = {{PHAETON : A SAT-Based Framework for Timing-aware Path Sensitization}},
volume = {65},
year = {2016}
}
---
title: 'Master/Bachelor - Thesis/Project: The Greatest Work Humanity Has Ever Lazyed Eyes Upon'
bibliography: proposal.bib
author: |
| your name
| <youremail@tf.uni-freiburg.de>
...
EDIT THE proposal.bib FOR YOUR REFERENCES (or you use a bibliography manager)
Scale4Edge hat ein Ökosystem für eine skalierbare und flexibel erweiterbare Edge-Computing-Plattform, welches auf der freien RISC-V-Instruktionssatzarchitektur basiert, zum Ziel. Die RISC-V-Plattform ist durch den generischen Aufbau der Standard-ISA[@riscvspec] skalierbar, die ergänzend zu einem 32-Bit-Basis-Instruktionssatz, eine Vielzahl von optionalen Instruktionen, z.B. zur Unterstützung von nicht unterbrechbaren Instruktionen, definiert. Das umfasst die unterschiedlichen Komponenten zur Ausführung der in der ISA definierten unterschiedlichen Instruktionen sowie vereinfachte Ausprägungen der Exception-Behandlung, adressiert unterschiedliche Pipeline-Architekturen, Multi-Core-Architekturen, Co-Prozessoren und beinhaltet Hardware-Unterstützung wie z.B. für Interrupts und Timer/Counter. Hinsichtlich der Skalierbarkeit der Hardware stehen Ergänzungen für nichtfunktionale Eigenschaften wie Energieeffizienz, Fehlertoleranz, Robustheit und Sicherheit (Safety und Security) im Fokus. Verschiedene Maßnahmen wie das Härten von Registern durch Fehlerkorrekturbits, die Skalierung der Taktfrequenz oder der Schutz von Speicherbereichen durch eine MPU sind Beispiele hierfür. Verschiedene Verifikations-, Analyse- und Debug-Möglichkeiten adressieren dies.
Wir konzentrieren uns auf Methoden und Werkzeuge, die einen effizienten Selbsttest der Mikroarchitektur ermöglichen. Dieser Selbsttest soll die Korrektheit der vorliegenden Hardware sowohl unmittelbar nach der Herstellung als auch im Betrieb gewährleisten. Ziel ist ein möglichst weitgehender software-basierter Selbsttest (SBST), der automatisiert generiert wird und bei Bedarf mit dem (Selbst-)Test einzelner Komponenten kombiniert werden kann. Die Zugänglichkeit dieser Komponenten und die Integration zu einem Gesamttest erfolgt mittels nicht-funktionaler Chip-Infrastruktur und einen kontrollierten Zugriff auf Testschnittstellen ermöglicht.
Das Ziel dieser Masterarbeit ist ein systematisches Review verwandter Arbeiten in den Bereichen von Automatic Test Pattern Generation (ATPG), und Software-Based-Self-Test (SBST) für Prozessoren. Dazu sollen aktuelle wissenschaftliche Arbeiten zusammengefasst, klassifiziert und ein Überblick über den mometanen Stand der Forschung geschaffen werden [@Balcarek2013; @Sensitization2016; @Riefert2016; @Riefert2016a; @Psarakis2010].